USN

Seventh Semester B.E. Degree Examination, June/July 2017 **VLSI Circuits and Design**

Time: 3 hrs. Max. Marks: 100

> Note: Answer FIVE full questions, selecting at least TWO questions from each part.

PART - A

1	a.	Explain working of enhancement mode nMOS transistor for different	values of V _{DS} with
		relevant diagrams.	(06 Marks)
	b.	Explain briefly nMOS fabrication process with neat sketches.	(08 Marks)

Compare CMOS and bipolar technologies.

(06 Marks)

Derive expression for I_{ds} in non-saturated region of MOS devices. (06 Marks)

Determine pull upto pull down ratio of an nMOS inverter driven directly by another nMOS inverter. (08 Marks)

Explain Latch-up effect in p-well structure.

(06 Marks)

(06 Marks) Draw the stick diagram for a simp[le n-well based BiCMOS inverter.

Explain Lambda based design rules for MOS layers and transistors. (08 Marks)

Explain nMOS design style with an example of stick layout for nMOS shift register cell.

(06 Marks)

- Calculate the resistance between V_{DD} and V_{SS} of nMOS inverter with pull up to pull down ration = 4 and show that the ratio does not apply for CMOS inverter (Assume Lambda = 5
 - Explain concepts of sheet Resistance, standard unit of capacitance and Delay unit. (06 Marks)
 - What are the advantages of super buffers? Explain non-inverting type nMOS super buffer (06 Marks) with relevant diagram.

PART - B

Explain briefly different scaling models with relevant diagram of nMOS transistor. 5

(06 Marks)

- Obtain the scaling factors for the transistor parameters Gate capacitance, current. Density b. and power speed product in constant E and constant V scaling models. (08 Marks)
- Explain Electro-optical inter connection model with a neat diagram. c.

(06 Marks)

Explain properties of pass transistors and transmission Gate. a.

(06 Marks)

Explain concept of Dynamic CMOS logic. b.

- (08 Marks)
- Explain structured design approach with an example of parity generator (nMOS). (06 Marks) c.
- Explain some generatl considerations and problems associated with VLSI design. (06 Marks) a. (08 Marks)
 - With a neat diagram, explain design of 4 bit shifter.

Explain possible basic bus architectures for linking subunits of 4 bit digital processor. c.

(06 Marks)

8 Explain 'Regularity' concept. a.

(04 Marks)

Explain multiplexer based adder logic (nMOS) with stored and buffered sum output.

(08 Marks)

Draw schematic of 4-bit ALU with Adder elements to perform logical operation and explain (08 Marks) implementation.